

FIG. 1




FIG. 2




FIG. 3




FIG. 4

The diagram illustrates a video display system architecture. A **System Bus** at the bottom provides power and data to the system. A **FIFO (Optional)** block (28) receives **To X, Y registers** and outputs **X** and **Y** coordinates to an **(X, Y) -> Address Convert** block (30). This block also receives **Region Base** (40) and **Region Pitch** (42) parameters. The output of the address converter is a **Word Addr**, which is fed into a **Make Data** block (60) and a **Data Register** (62). The **Make Data** block also receives **Pixel Depth** (54), **Foreground Color** (54), and **Background Color** (56) inputs. The output of the **Make Data** block is **Bit Addr** (60), which is fed into the **Data Register** (62). The **Data Register** outputs **Write Data** (62) to the **Read/Write Control** block (36). The **Read/Write Control** block also receives **Read Data** (32) and **Write** signals. The **Read/Write Control** block outputs **Read** and **Write** signals to the **System Bus**. The **Read/Write Control** block also receives **Same Addr** (64) and **Word Addr** (63) signals. The **Read/Write Control** block is labeled **L36** and **L16**.

FIG. 5